ABSTRACT
INTRODUCTION
Low power consumption in embedded systems [1] has become a key factor for many applications. Portable applications, needing long battery life together with high peak-performance, are demanding a very careful design at all levels.
The most important factor contributing to the energy consumption is the switching activity [2] [3] .Once the technology and supply voltage have been set , major energy savings come from the careful minimization of switching activity.
While some switching activity is functional, i.e. it is required to propagate and manipulate information; there is a substantial amount of unnecessary activity in almost all digital circuits. Unnecessary switching activity arises from spurious transitions [4] due to unequal propagation delays (glitches) and transitions occurring within units that are not participating in a computation. One way to avoid these activities is by dynamically turning off the clock [5] to unused logic or peripherals .
Existing microprocessors [6] , especially in the category of microcontrollers, often have the capability of partially gating the clock signal when they fetch and execute NOP or other minimal-activity instructions and also when a peripheral is powered-down. This does not totally eliminate spurious power consumption. Other processors [7] can enter low-power operating modes, disabling the clock signal generator (Xtal oscillator and PLL). However, this is not totally efficient in important applications. In [8] optimization of power is achieved by taking assistance of compiler while executing instructions. However hardware approach proposed in this work reduces the power without compromising speed performance of the chip.
In the proposed PEC, the control unit is designed to have the capability of gating the clock signal when they fetch and execute instructions. On-chip clocking [9] mechanism is employed to synchronize with on-chip peripherals/memory and with the external bus. For power optimization of integrated circuits it is relevant to understand the causes of power dissipation. Clock power [10] dominates the total power consumed by a microcontroller as the clock is fed to most of the circuit blocks. Charge/discharge power given by P = f C L V dd V s, dominates the total power dissipation of the chip. The frequency f of the clock cannot be reduced as it effects the speed of the chip. When output swings from 0 to V dd then P varies as square V dd .However lowering P by reducing power supply voltage to 2V or less is found to lead to several problems [11] [12] like decrease in drivability of MOSFET and increase in gate delay time.
PROGRAMMABLE EMBEDDED CONTROLLER ARCHITECTURE
Architecture of PEC is shown in Figure. A display driver for BCD to 7 segment display is designed to drive the 7 segment display unit. The control unit generates various control signals to all other blocks to execute desired task specified by the instructions. The PEC is initiated by the reset signal whenever reset signal asserts high, the controller generate appropriate signals to load the PC address of the ROM. The external interrupt mechanism activates on any hardware interrupt or reset signal arriving at the controller when it is in idle mode.
On-Chip Clocking Mechanism
The frequency of the application specific hardwired oscillator shown in Figure. 2 is programmable by means of the 4-bit number (control word value) contained in the dedicated register r_osc. On-chip clocking is used to obtain different frequencies ranging from 44 MHz to 134 MHz by changing the control word values as shown in Figure. Figure. 4(a) shows the schematic of latch element. A significant amount of power is consumed during charge/discharge cycle of the cumulative gate capacitance C g of the latch, when the clock is fed directly and there is no change in the clock cycle [13] . Figure. The controller shown in Figure. 1 supports predefined smart instruction set having length of 16 bits each. Gated clock signal generated by the control unit allows the clock to be fed only to the active blocks and not to the unused blocks.
Clock Gating

Control Unit
The control unit provides all of control signals to regulate the data traffic and necessary signals to perform the desired functions. The control unit architecture contain a state machine that causes all appropriate signal values to update based on current state and input signals and produce a next state for state machine. The control unit performs two processes. The first is a combinational process (not clocked) that examines the current state and all inputs and produces output control signals and next state output. The second is the sequential process (having a clock) that is used to store the current state and copy of the next state to the current state.
Figure.5 Signals of Control Unit
If the reset signal is high the sequential process set the current state value to reset1, the first state of the reset sequence. The logic for clock gating is implemented within the control unit. The controller generate appropriate clock gating signal to reduce power consumption of the chip. When the control unit decodes the opcode of the instruction, the control unit generates control signals as shown in Figure.5 , to execute the instruction.
By implementing the instructions given in the instruction set (Table 1) 
RESULTS
The entire design is captured in VHDL and simulated using Xilinx tool. The simulation results of control unit are presented in Figure. 6. 
Power Analysis
The estimation of power consumption of each module is done using Xilinx Xpower's tool. The graphical representation of power consumed in various modules is shown in Figure. 10.
Figure.10 Power Analysis
Total power consumption is estimated to be 273mW without clock gating and only 182 mW after clock gating technique is employed, thus achieving a power saving of 33.33% ( Figure.11 ).
Figure. 
Characteristics of the Chip
The characteristics of the designed chip are
CONCLUSIONS
The need for low power systems is being driven by many market segments. There are several approaches to reducing the power. In this work clock gating technique is applied to optimize the power of fully programmable embedded controller employing RISC architecture. The whole design is captured using VHDL language and is implemented on FPGA chip using Xilinx .The chip has less hardware complexity as this works based on single addressing mode to access the data for processing. The architecture and clock gating technique together have reduced the power consumption by 33.33% of total power consumed by the chip. This clock gating technique can be applied from chip level to module and then eventually to systems.
